

Regulator Audio II PCE

Regulator/Audio II PCB

The Regulator/Audio II PCB has t ulating the +5 VDC logic power to plifying the audio from the game P

Regulator Circuit

The regulator consists of voltage pass transistor Q3 and Q3's driver to tor accurately regulates the logic pPCB by monitoring the voltage through the HSENSE and SENSE. The the +5 VDC and ground inputs to the regulator regulates the voltage eliminates a reduced voltage due harness between the regulator and resistor R8 is adjusted for the +5 Once adjusted, the voltage at the ingremain constant at this voltage.

Regulator Adjustment

- 1. Connect a voltmeter between + of the game PCB.
- 2. Adjust variable resistor R8 on PCB for +5 VDC reading on th
- Connect a voltmeter between the Regulator/Audio II PCB. Voltmeter between be greater than +5.5 VDC. If greater than +5.5 VDC if greater than the game tor/Audio II PCB.
- 4. If cleaning PCB edge connector age difference, connect minus I test point of Regulator/Audio I GND test point of game PCB. Now connect minus lead of very point on Regulator/Audio II PCE test point on game PCB. From harness circuit is dropping the the appropriate harness wire or

Audio Circuit

The audio circuit contains two in fiers. Each amplifier consists of a TD an effective gain of 2.2.

C Dei

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



Drawing Package Supplement

to


Centipede[™]

Operation, Maintenance and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, and Coin Door, Regulator/Audio II PCB, and Power Supply Schematics Sheet 1, Side	Α
Microprocessor, Sync Generator, CAT Box Set-Up and Power Inputs Sheet 1, Side	В
Playfield Address Selector, Playfield Memory and Playfield Code Multiplexer Sheet 2, Side	Α
Coin Counter Input Circuitry, Switch Inputs, Video Outputs and Mini-Trak Ball™ Circuitry Sheet 2. Side	В

Centipede Wiring Diagram (037432-01 C)



A Warner Communications Company

s the dual functions of reg-

to the game PCB and am-

Itage regulator Q1, power er transistor Q2. The regulac power input to the game hrough high-impedance inne inputs are directly from the game PCB. Therefore, ge on the game PCB. This ue to IR loss in the wire nd the game PCB. Variable -5 VDC on the game PCB. input of the game PCB will

+5 V and GND test points

on the Regulator/Audio II the voltmeter.


n +5 V REG and GND on Voltage reading must not f greater, try cleaning edge me PCB and the Regula-


tors doesn't decrease voltis lead of voltmeter to GND o II PCB and plus lead to 3. Note the voltage.


f voltmeter to + 5 REG test PCB and plus lead to +5 Vom this you can see which the voltage. Troubleshoot or harness connector.


independent audio ampli-TDA2002AV amplifier with


Denotes a test point















NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.


Sheet 1, Side B



Centipede[™]

Synchronizer CAT Box Preliminary Set-Up Power Input Microprocessor Address Decoder RAM ROM Memory Map Section of 037241-01

© 1981 Atari, Inc.




Testing the RA


- 2. Set the CAT Box swift
 - a. Press TESTER RE
 - b. DBUS SOURCE T
 - c. BYTES to 1024 d. R/W MODE to (OF
 - e. R/W to WRITE
 - f. Key in 0000 g. Set R/W MODE to
 - h. R/W to READ i. Set R/W MODE to
- 3. If the CAT Box reads a PARE ERROR LED I shows the failing add


PLAY switch is enable


4. If the COMPARE ERF peat the test with the ensures that the data COMPARE ERROR L is good.




W A Warner Communications Company









NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.




Sheet 2, Side B

Centipede[™]

Joystick Circuitry
Mini-Trak Ball™ Circuitry
Player Input Circuitry
Video Output Circuitry
Audio Output Circuitry
Coin Counter Output Circuitry
Option Input Circuitry
High Score Memory Circuitry

© 1981 Atari, Inc.





- 1. Perform the CAT Box Preliminary Set-up.
- 2. Set the CAT Box switches as follows:
 - a. DBUS SOURCE to DATA
 - b. BYTES to 1
 - c. R/W to READ d. Key in address 0C00 (self-test switch
 - only) or 0C01 (all others). e. R/W MODE to STATIC
- 3. Activate the following player input switches, one at a time, while monitoring the DATA DISPLAY:
 - a. Coin Right
 - b. Coin Left c. SLAM
 - d. FIRE
 - e. START 1 f. START 2
- 4. The DATA DISPLAY will change if the switches are operating properly.

1. Perform the CAT Box preliminary set-up.

Testing the Audio Outputs

- 2. Set the CAT Box switches as follows: a. DBUS SOURCE to DATA
- b. BYTES to 1
- c. R/W to WRITE
- d. Key in address or press ADDRESS INCR
- e. Press DATA SET
- f. Key in data g. Set R/W MODE to PULSE, then to OFF.

starting at Step d.			•	AØ 36 AØ OUT 37 +5V LM324	
ADDRESS	DATA	RESULTS	To/From MPU Data	FOXEY 30 CS \$ 1 PX	RIO5
100F	00		Sheet 1, Side B		[-000k
100F	03	\	J. J	107 6 07 P7 9	
1000	55	`		D6 5 06 P6	RIO6
1001	AF	Pure tone is heard from channel 1 outp	ut.	DS 3 DS PS 10	100K AUDIOZ
1001	00	Channel 1 output is turned off.		D4 2 D4 P4 3 P3	J19
1002	55		•	D2 40 D2 P2 12	12 H AUDIO2
1003	AF	Pure tone is heard from channel 2 outp	ut.	DI 38 DI PI 4	+5V
1003	00	Channel 2 output is turned off.			
1004	55				
1005	AF	Pure tone is heard from channel 3 outp	ut.	÷	
1005	00	Channel 3 output is turned off.			
1006	55				
1007	AF	Pure tone is heard from channel 4 outp	ut.		
1007	00	Channel 4 output is turned off.			

From MPU

Address Bus

Sheet 1, Side B

Audio Output Circuitry

Denotes a test point

The video output circuit receives motion object, playfield, address and data inputs and produces a video output to be displayed on the game monitor. In order to read out of the color RAM, GRY0 and GRY1 from the motion object circuitry are multiplexed with AREA0 and AREA1 from the playfield circuit by E8. The output, selected by GRY0 or GRY1, is RAMA0-RAMA3 (RAM ADDRESS).

RAMA0-RAMA3 are applied to color RAM C8. The colors red, green, blue and an alternate color bit are outputs. The three color bits are latched by A8 as the game video in the three basic colors (or shades of gray in a black and white monitor). When the alternate color bit (C8 pin 11) is active, an alternate shade of blue or green is available.

The following conditions, along with the various combinations of COLOR 1 (red), COLOR 2 (green) and COLOR 3 (blue), provide 6 extra colors for a total of 14.

- 1. If A8 pin 11 is low, transistor Q5 conducts and draws current from COLOR 3. The result is a pale blue when COLOR 1 and COLOR 2 are off.
- 2. If A8 pin 10 is low, transistor Q4 conducts and draws current from COLOR 2. The result is a pale green when COL-OR 1 and COLOR 3 are off.

Video Output Circuitry WRITE CR2 N914 VBLANKD 1 KA (8) color 2 (green) COLORAM K color (red) ⟨VID R104 **BW3** BW2 B/W RIOT 13 c3 V AREAD 12 CZ RIOS H SYNC 2 VSYNC 1 B7

High Score Memory Circuitry

The High Score Memory circuit stores the three best scores and other pertinent information. These scores are saved even if power is removed from the game. The High Score Memory circuit consists of an erasable reprogrammable ROM E5, latches E4, H4, J4, buffer H5 and timer A11.

A11 produces a 0-15V square wave at a 1V rate. This signal, when + 15V, forward biases diode CR5 and allows capacitor C86 to charge to -29V. When the signal is 0V, CR5 is cutoff and CR4 is forward-biased which causes C84 to develop a charge. C84 charges to approximately – 28V. This is the potential required for EAROM C0 to operate.

The MPU addresses the EAROM (AB0-AB5) when a low EAADDR gates WRITE2 at gate A4. The trailing edge of the gated pulse latches the address information to the EAROM E5 via J4. Data is latched by H4 at the same time. The EAROM mode (read, write or erase) is determined by DB0-DB3 at latch E4. A low EACON-TROL gates WRITE2 at gate A4. The trailing edge of this gated pulse latches the data into the EAROM E5 via latch H4.

Data is read from the EAROM when EAREAD on pin 1 of buffer H4 goes low.

